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The design and simulation of RIT's sub-micron CMOS
process is studied in this work. The work has demonstrated
a process capable of producing working transistors with a
channel length of 0.5um.
New advancements such as dual well, low doped drain
(LDD) regions and self-aligned silicides are a few
mentioned highlights. The devices will be fabricated on
6"
wafers using equipment recently donated to the RIT
Microelectronic Engineering cleanroom facility. This calls
for characterization of the new processes and equipment for
optimized results.
Device simulation was performed using MicroTec 2D
Process/Device simulator from Siborg Systems. Simulated
threshold voltage for the NFET device was on target,
whereas the PFET transistors will require further process
improvement .
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2. INTRODUCTION
Sub-micron Complimentary Metal-Oxide Semiconductor
(CMOS) transistors with channel lengths smaller than 0.2
microns are currently being fabricated by the IC
manufacturers. One of the main ways of achieving increased
speeds is by scaling of CMOS devices. This approach also
increases the packing density, which leads to smaller die
sizes .
Although the current RIT p-well CMOS
process151
has
produced satisfying results for the past 10 years, the
channel lengths for the working devices well above
sub-
micron. Fabrication of sub-micron CMOS devices at RIT
calls for an entirely redesigned process that can be used
as an educational tool as well as keeping pace with the
semiconductor industry. Decreasing the channel lengths,
while keeping the drain/source regions relatively large was
the approach that was chosen for the Testchip layout. The
main objective of creating a new process was to enhance
device fabrication capabilities and utilize the new
equipment, as well as using it as an advanced teaching tool
for the CMOS Factory at RIT.
The upgrade of the RIT cleanroom facility to 6-inch
wafer processing capability is an additional driving force
for a new sub-micron process. The new process will utilize
all 6-inch tools such as the state-of-the-technology Canon
FPA 20001 i-line Stepper, the SSI Coat/Develop Track, ASM
Low Pressure Chemical Vapor Deposition (LPCVD) system, BTI
6"
Furnace stack and the DryTek Quad Plasma system.
Technology advances such as dual well, Low Doped Drain
(LDD) region, 150A gate oxide, and titanium silicide
contacts are implemented in this process. The process is
designed and optimized to fabricate transistors with
channel lengths smaller than 0.8 microns.
The layout for the Advanced CMOS testchip has channel
lengths ranging from 10 microns to 0.5 microns. The devices
are designed for 5 Volts operation. With further
improvements in the process, the supply voltage can be
brought down as low as 3.3 Volts. The formation of a new
process also involves development of new etching
techniques. Currently, RIT students are working on
improved anisotropic etching processes for 6-inch wafer
fabrication.
New procedures for device testing will focus on some
of the unique characteristics of short channel MOSFET's.
The Testchip is designed with varying channel lengths for
easy testing of the relationship between the threshold
voltage (Vt) and the decreasing channel length
(threshold-
voltage roll-off) . Further testing can be performed to
study the subthreshold characteristics of the devices, such
as the off-state current and the subthreshold swing (S) .
3. DESIGN THEORY
It is essential to lay down some foundation before
developing the process flow. Basic understanding of the
MOSFET device physics can be used to calculate the required
gate oxide thickness and other key steps such as the well
concentration and threshold adjust implant, if needed. The
transistors were designed for a drain voltage of +5V and












Fig 3.1 The NMOS device
In this section, the following parameters are calculated:
1) Gate oxide thickness
2) Long Channel Threshold Voltage (VTLC)
3) The Subthreshold Swing (S)
4) The Short Channel Threshold Voltage (VTSC)
5) Leakage and Full-drive currents
6) The Early Voltage
3 . 1 Basic Equations
There are several basic equations used to solve for
some primary device parameters such as the threshold
voltage, saturation current and the sub-threshold swing. A
few of these equations are shown in this section
The Work Function for n-type and p-type silicon

















where the thermal voltage,
= 0.0259F
q
The metal-semiconductor workfunction (Oms) is the
difference between the gate and the bulk silicon contact




Another required equation is that of the gate oxide
capacitance, as shown in equation 4.
C0=^, (4)
where sox is the permitivity of free space ( 8.85x10
l4
?/ ) , K0
is the dielectric constant for silicon-dioxide (3.9) and tox
is the oxide thickness.
3 . 2 Gate-Oxide Calculation
To prevent Fowler Nordheim (F-N) tunneling
[9]
from
taking effect, the electric field across the gate oxide
should be less than 4 MV/cm. Using this criteria the oxide





The calculated value for the gate-oxide thickness is
125 A. However, a
^practical'
value of 150 A is chosen for
the gate oxide thickness. It is necessary to have the gate
oxide as thin as possible, while avoiding tunneling (F-N).
It is also necessary to calculate the well doping
required in order to successfully fabricate a working
transistor. In order to do this, a few initial assumptions
are made. The well doping will be calculated in the
following sub-section, which applies to NMOS transistor.
3 . 3 Long Channel Threshold Voltage
The following initial conditions are used to calculate
the theoretical value for the long channel threshold
voltage (VTLC) . The IC
Industry'
s target threshold voltage
has been 0.6 - 0.8 volts, for a rail potential of 5 volts.
1st
initial condition:
^ms = -1 volts, where Oms is the metal-semiconductor work
function.
Vsur
= 1 volts, where \|/SUR is the substrate surface
potential in strong inversion.
2nd
initial condition:
Choose VTLC(nmos)a which is also the target value = 0.8 volt
The equation on the following page can be used to






The doping density (NMOS in p-well (Na) ) can now be
calculated using the threshold voltage equation for a long
channel device,
Klc = ms + sur +Y^m (?)
where y is gamma of the transistor. Substituting for VTLC,
Oms and ^sur, the equation simplifies as,












= 0.00579/F *V 2 * jum
2
and NA is the p-well doping
concentration. Substituting for F and Cox reveals the value
for Na:
N i.oxioy 3A /cm
The Fermi work function ((j)f) can now be calculated













The metal to semiconductor work function (<t>ms) can now






where (j>bi is the built-in potential.
Substituting the calculated values into equation 7,
and assuming the source-bulk voltage (Vst>) to be zero,
reveals a new value for VTLC.
VTLC = -0.977 + 1 + 0.8 = 0.823v
The inversion charge (Q'i) can be calculated, which can



















Using the calculated values find the surface potential
(M>surj
^Sra













= 0.835 + 6.97 * 0.0259 = 1 .02voto
Recalculating all the parameters, including VTLC:
Vr =-0.995 + 1.02 + 0.8 *VL02=0.83voto



















= 2^f + aj, = 0.835 + 6.96
* 0.0259 = 1 .02voto
Therefore a well concentration of 1.0 x
1017cm~3
will
result in a VTLC of 0.83 volts, which is less than 5% error
from the target of 0.8 volts.
3.4 OFF STATE CONSIDERATIONS
When the transistor is ''off , or the applied gate
voltage is less than the threshold voltage, certain
parameters, namely the subthreshold swing, the short
channel threshold voltage and the off-state current
(leakage current) are extracted to characterize the quality
of the transistor.
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3.4.1 The Subthreshold Swing
This parameter describes how quickly the transistor
can be turned off. This is measured as the reciprocal-
slope of off-state characteristic (in the Log Id versus Vg







shows the amount of gate voltage that is required to cause
a one-decade change in the drain current. Long channel
devices demonstrate higher subthreshold swing than the
short channel ones due to the independence of drain on the
channel depletion. The value can be calculated from a log
Id versus gate-source potential (VGs) chart. Ideally, the
value for subthreshold swing will never be less than
60mV/decade, as signified by the equation below:
Ideal Swing = 0.0259 *ln(lO)
= 60F
where 10 is the change in drain current.
To calculate the swing for the NMOS transistors, the
following equation will be
used[1]
.
S = 60mV*n (15)
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n = l +
, (16)
Substituting the values found in the previous section
results in a value of 1.51 for
'n'
, which leads to a swing
of 90.3mV. This means that it takes 90.3mV to cause a
decade drop in the drain current, or 90 . 3mV/decade.
3.4.2 The Short Channel Threshold Voltage (VTSc)
As mentioned in the previous section, the short
channel threshold voltage has to be four times the
subthreshold swing (S) . This is an approximate value, but
is acceptable for all calculation henceforth.
VTSC ~4*S = 36lmV
3.4.3 Off-state Current












where D/ is the drain current per micron of channel length
and Q'IS is the inversion charge depicted by the following
equation1
i ~FJNA
Q is = , * 0, * e
s(^0)-2^F-Kb
2V^x=0)
Ws(x=0) -r-+y-+v.gb ' FB
(18)
(19)
Substituting the numbers found from the previous





Entering the above values into equation 17 reveals the
maximum off-state current for a given width and a 0 . 5um
transistor is 29.6 pA/um. This value is acceptable because
it is greater than 4 decades of current less than 1 uA/um.
3.5 ON STATE CONSIDERATIONS
While the transistor is in the operational mode it is
desirable to know the full-drive current. The Early
15
voltage is also calculated, which will determine the
capability of the transistor as a current source.
3.5.1 Full-drive Current
The following series of equations are used to






























Entering all the above-calculated values into equation
20 results in a full drive current of 0.69 mA/
pm
3.5.2 Early Voltage
The following relationship can be used to calculate
the Early voltage.
VA=j-Vdssai (20)










The velocity saturation region can be calculated as
follows191. The value for
^1'
has been previously
calculated, and is an approximate value.









Proceeding with the relationship between the drain


















I-^ = \ + A(Vds-Vdssal)
Pd
, = ^1Z1 = _0.0796
5-2.4
VA=j-VdsMl=-U.96voltS
The Early voltage is exactly three times the rail
voltage. This enables the transistor to deliver close to a
constant amount of current while varying the Vds potential,
in the saturation region of operation.
4. PROCESS DEVELOPMENT
The process development for the RIT's Sub-micron CMOS
was divided into 2 main sections:
I. Chip Layout
- Generation of the chip layout using the
CAD software available and fabrication of masks with
dual fiducial marks for the GCA g-line Stepper and the
Canon i-line Stepper.
II. Process Flow - Detailed steps in fabricating the CMOS
devices .
4 . 1 Chip Layout
The chip was designed using ICGraph (by Mentor
Graphics), which runs on an HP-UNIX based machine. The
design rule used was 0 . 5um (X) . This smallest channel
length on the die is 0.5um. The maximum channel length was
chosen to be lOum. Large channel lengths will compensate
for overlay errors when the same mask set is used in the
GCA 6700 Stepper. Two gate widths were used; 8pm and 16um.




s were copied from the current CMOS test-chip layout.
Other structures include the ring oscillator and Op-amps.
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Fig 4 . 1 The Sub-micron CMOS chip layout
The masks were designed with the intention of using them in
either the GCA or the Canon Stepper. This also means that




The Sub-micron CMOS process shares few of the
processing steps with the current PW-3 CMOS Process151,
namely the LOCOS process and some of the oxide growths
(500A pad oxide, 1000A Kooi oxide and 5000A Field Oxide) .
Since it's a new process developed for
6"
wafer, and it
involves the usage of new equipment, new processes have to
be developed mainly for diffusion and dry etching. In
20
addition to this, the equipment and the defining factors
have to be characterized and optimized for uniformity, etch
rate, deposition rate and film quality.
The key step in achieving the sub-micron channel
lengths is in the dry-etch process. It has to be optimized
for anisotropy with accurate end-point detection. The
following steps outline the sub-micron CMOS process.
4.2.1 Substrate
The substrate is Boron doped, p-type wafer, 15-20
Q-
cm. It would be ideal to begin the device processing on a
wafer with an epitaxial layer. The wafers are scribed on
the backside of the wafers followed by an RCA clean.
Megasonics cleaning should be incorporated with the RCA
clean to remove particles from the wafer surface.
4.2.2 The Twin Well
LOCOS process is used for defining the twin-well. The
first step in LOCOS is to grow the 500A stress relief pad
oxide. The oxide is grown at 1000C in oxygen ambient for
48 minutes. The following step is a deposition of 1500A of
21
silicon nitride. The deposition is performed in the ASM
LPCVD at a temperature of 900C. Being a standard
deposition step used in PW-3 CMOS, the recipe should
already be available for use.
The first lithography step defines the n-Well windows.
Resist will be spin-coated on the SSI
6"
Track, using a
standard coat program for the i-line resist. The wafers
will then be exposed using Level 1 mask on the Canon FPA
20001 i-line stepper, followed by the develop process on
the SSI Track. Prior to the first lithography step, an
optimized resist process for obtaining features 0 . 5|a.m or
less should be developed. This is not required for the
first level, however it will be an issue for the gate
lithography.
Dry-etch the nitride in the Drytek Quad, stopping at
the pad oxide. The gas, power and pressure settings are
the same as those used in the Factory CMOS Process, and can
be found outlined in MESA (work-in-progress tracking
software from Camstar Systems) . The pad oxide acts as a
buffer zone for the high-energy n-well implant.
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The p-well is formed by implanting phosphorous (P31) at
a dose of 2 x
1012 cm-2
with energy of 150 KeV. To prevent
polymerization of the resist, the implant current should
not exceed 25^A.
Plasma strip the photoresist, followed by an RCA
clean. Grow 5000A oxide in the Bruce furnace using Recipe
350. This is done at 1100C in steam for 48 minutes. This
oxide will also mask the n-well implant. Dry etch the
nitride layer in the DryTek Quad. The underlying oxide
layer is the pad oxide, through which the boron is
implanted. The gas used is BF3, and the species is Bn,
implanted at a dose of 2.5 x
1013 cm-2
at 50 KeV.
Finally, the well drive in performed at 1100C for 210
minutes in nitrogen ambient. A new recipe needs to be
written and verified on the Bruce furnace. Figures 3, 4
and 5 shows the wafer crossection and the simulation
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Fig 4.3 N-Well junction depth after drive-in




















Fig 4.4 P-Well junction depth after drive-in
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4.2.3 Channel Stop Implant
After forming the wells, completely etch the 5000A
oxide in BOE for approximately 6 minutes. Ensure that all
the oxide is removed by measuring the oxide thickness over
the n-well regions. An RCA clean should be performed prior
to growing the 500A pad oxide. This is the beginning of
the second LOCOS process. Deposit 1500A of Si3N4 using the
standard Nitride process on the ASM
6"
CVD.
The second lithography defines windows for etching the
silicon nitride. The lithography process is similar to the
one outlined in the previous section. Silicon nitride is
then etched in the DryTek quad using the Factory recipe. A
third lithography steps defines the active area. The







Fig. 4.5 Crossection after active lithography
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In order to prevent depletion of active boron in the
well during the field oxide growth caused due to the
boron
segregation, a channel stop implant is performed.
It's
also referred to as the guard ring, because the implant is
around the NMOS device. The Bu implant is done at 100 KeV
with a dose of 8el3 cm"2. The peak of the implant is at
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Fig 4.6 Simulation of the channel stop implant
4.2.4 Field Oxide Growth
Field oxide was used as the isolation method. There
currently exists a good process for growing field oxide,
which will require slight modification to the soak time so
26
as to obtain the target thickness of 6500A. Prior to the
field oxide growth, the photoresist is stripped in the
Asher followed by an advanced cleaning procedure combining
RCA and Megasonic cleaning. The wafers are then loaded
into Tube 1 of Bruce furnace, for wet oxidation.
FOX
N-Well






Extension After Field Oxidation
4.2.5 Gate Oxide
The most critical oxide in the process is the gate
oxide. The quality and the thickness of this oxide will
determine the final behavior of the device. The IC
Industry spends endless effort in growing very high quality
gate oxide. As the thickness keeps decreasing to few
27
atoms, the purity and thickness control becomes an
issue.
The gate oxide thickness in this process is 150A. However,
a clean oxidation step is still required. TCA clean is
commonly used in the gate oxide growth here at RIT to
remove metallic contamination impregnated in the quartz
furnace tube.
Before growing the gate oxide, silicon nitride is
dry-
etched using the same process as described in section
4.2.2. The underlying pad oxide is etched away in buffered
oxide etch (BOE) for 60 seconds, followed by the Kooi
oxidation. This is a sacrificial oxide used to remove the
Nitride contamination (which could lead to thinning of
gate-oxide) at the FOX to Well interface. The target
thickness for the Kooi oxide is 1000A and the Bruce furnace
recipe is that will be used is 310. The oxide is grown at
1000C, and the soak time is 45 minutes.
Remove the Kooi oxide in BOE (-60 seconds), followed
by an RCA and Megasonics clean. While the wafers are going
through the cleaning process, prepare Tube 4 on the Bruce
furnace for gate oxidation. The tube must be cleaned using
TCA for 20 (or even longer) minutes prior to gate-oxide
growth. The tube clean should be performed with the paddle
28
and the wafer boat inside the tube. A new Bruce furnace
recipe needs to be created with ramp up from 800C to 1000C




Fig 4.8 Crossection after gate-oxidation
0.01 0.0
Distance (micron)
Fig 4 . 9 Simulation of the gate oxide growth
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4.2.6 Polysilicon Deposition
Polysilicon is commonly used as the conductive
material for the gate. The greatest advantage attained by
using polysilicon, is the ability to control the metal work
function of the device. By doping the poly with either
boron or phosphorus, the work function can be changed. It
has become a common practice in the IC industry to use n+
poly for the NMOS device and p+ poly for the PMOS device.
The advantage of using p+ poly over n+ poly for the PMOS
device is discussed in Section 6 as a process improvement
suggestion.
In the sub-micron CMOS process, the poly thickness is
4200A, and is n+ (phosphorus) doped. The poly should be
thick enough to block the subsequent implants, to prevent
contamination of the gate oxide. The thickness selected
will block implants up to 95 KeV. Polysilicon is deposited
in the ASM CVD ate a temperature of 610C. The gas used in
this process is Silane. As Silane breaks down at this
temperature, it coats the tube and any material in it with
silicon. Deposition time should be calculated from the
control charts in MESA. Since the PW-3 CMOS Process calls
for 6000A, the time required for the poly deposition would
30
be half that. It is also recommended to include few
control wafers with 1000A oxide so as to measure the poly
thickness on the Tencor Nanospec.
4.2.7 Doping the Polysilicon
The polysilicon is phosphorus doped, making it n+.
Due to the unavailability of in-situ doping and a
6" Ion-
implanter, a simpler method, although primitive by
standards, is used. Spin-on dopant, N-250 from Allied
Signal, is used to dope the poly. This method is used in
the current PW-3 CMOS Process.
The spin-on dopant is applied onto the wafers at 3000
RPM, followed by an oven bake (solvent bake) , in the Blue-M
Oven, at 200C. The wafers are then annealed in the Bruce
Furnace at 1000C for 7.5 minutes. The wafers should not be
soaked for a long time due to the possibility of
contaminating the gate-oxide.
The thermal process forms a thin layer of Phospho-
Silicate Glass, which needs to be removed before the next
step. The wafers are placed in the BOE bath for a minute





This is the most critical lithography in the CMOS
process. The smallest feature is 0.5 microns, which calls
for an optimized lithography process. The wafers should be
primed with HMDS and then baked at 100C in the Blue-M oven,
prior to sending them through the Track. The SSI
6"
Coating track will be used to apply a uniform coating of
the i-line resist, with the primer dispense turned off.
The wafers will then be exposed using the gate mask. SSI
Track will again be used for developing.
4.2.9 Defining the Gate
Polysilicon can be etched either in the GEC Cell or
the DryTek Quad. Both tools accept
6"
wafers. If the GEC
tool is used for etching the poly gate, use SF6 and CHF3
gases at a pressure of 50 mTorr and a power of 40 watts.
The etch rate on a
4"
wafer with these settings was
determined to be 300 A/min. However, if the Drytek Quad is
to be used, the pressure, power and ratio of the gas
composition needs to be determined from the log sheets or
MESA. It is very important to stop at the gate oxide, as
it acts as the buffer zone for the n- LDD implant. Use the
32
dummy wafers from the poly deposition step to calculate the
etch rate of polysilicon. In addition to this, the plasma
etch should be anisotropic, producing near-vertical






Fig 4.10 Crossection after polysilicon etch
4.2.10 N- and P- Source/Drain Implant
The Sub-micron CMOS process uses lightly doped
drain/source (LDD) regions to minimize hot carrier effects.
Hot carriers affect the device performance over time, the
most important being the shift in threshold voltage. In
NMOS transistors,
LDD'
s are used for devices smaller than 1
jam, and for 0.8(^m or smaller in PMOS transistors.
The S/D lithography mask is same as the p-well mask.
The lithography is performed on the 5X Canon i-line
33
stepper. The wafers undergo a phosphorus implant with a
dose of 5 x
1013 cm-2
at energy of 65 KeV.
The wafers are then ashed and send through the resist
coating line on the SSI track, preparing them for the next
lithography step. The mask used is the inverse of the
n-
LDD. The implant species for forming the
P- LDD is BF2.
The main reason behind this being the fact that the
resulting implant energy that the boron atom gets is ~23%
of the total energy. Using BF2 is an advantage where low
energy implants are not possible. The dose for this
implant is 4 x
1013 cm"2
at an energy of 75 KeV. Finally,
plasma strip the photoresist and perform an RCA and
Megasonics clean. The anticipated crossection will look as
follows .
FOX




4.2.11 Formation of the Source & Drain
The final implants are the source and drain implants .
These will be at a higher concentration than the n- and the
p- implants. The first step in the sequence for forming
the n+ and the p+ region is the deposition of low
temperature oxide (LTO) . This will be performed in the ASM
CVD. The gases used for LTO deposition is silane and
oxygen and the deposition temperature is 400C. The target
thickness is 6500A, resulting a fairly planar surface.
Deposition time has to be calculated from the SPC charts in
MESA or from the log sheets.
Next step calls for an etch-back of the LTO. Anisotropy
is the key at achieving sidewall spacers. The pressure and
time were determined in a previous project by the author,
which has to be verified before performing the etch on the
device wafers. The optimized recipe for the GEC Cell is:
CF4 = 25 seem, H2
= 5 seem, pressure is set at 100 mTorr,
the RF power is 60 watts and the platen temperature is
19.2C. After a successful etch-back, the crossection
should be identical to figure 4.11. The SEM crossection





Fig. 4.12 Crossection after LTO etch-back
Fig. 4.13 SEM micrograph of sidewall spacers
After forming the spacers a lithograph step, using the
same mask for n- LDD, opens windows for the NMOS S/D high
dose implant. This phosphorous implant is 3.25 x
1015 cm-2
with an energy of 85 KeV. After removing the photoresist,
another lithography using the
p- LDD mask defines areas for
the PMOS S/D implant. This implant uses BF2, which can
produce shallow junctions. The dose is 6.0 x
1015
cm-2, and
the energy is 120 KeV. The implant current should not
exceed 30 |iA, as this will cause polymerization of the
photoresist that cannot be removed by any means, even in
36
the well known piranha etch (Sulfuric acid + Hydrogen
Peroxide) !
The next step involves a dry etch. This is the removal
of the 150A over the S/D regions of the devices. To prevent
lateral etching, leading to the thinning or loss of the
sidewalls, an anisotropic etch is required.
After RCA clean, the wafers will need to be annealed.
The annealing step is performed in the Bruce Furnace at
900C, for 10 minutes in an inert ambient. The crossection
and simulation results are show in figures 4.13, 4.14 and
4.15, respectively. The expected junction depths are shown
on the simulation graphs. It's highly recommended to have
a high flow of nitrogen to prevent oxidation of the
polysilicon or the source/drain regions. Any oxide present
will affect the silicide process later on.
FOX
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Fig 4.16 Simulation of PMOS S/D implant and anneal
4.2.12 Titanium (Self Aligned) Silicide
As the devices keep shrinking and the demand for
faster devices keep rising, the contact technology becomes
more challenging. Contact resistance can cause a hindrance
to achieving faster devices. Silicides are therefore
38
commonly used by the IC industry to reduce the contact
resistance. Some of the most common silicides are tungsten
silicide (WSi2) , cobalt silicide (CoSi2) and titanium
silicide (TiSi2) . This process uses titanium silicide, due
to its process simplicity. Previous studies carried out by
the author showed that better results are obtained when an
RTP is used for the thermal steps in the formation of the
silicide[4]
.
The formation of titanium silicide is a three-step
sinter process using the RTP. During the thermal steps,
titanium chemically reacts with silicon to produce the very
low resistive alloy (TiSi2) . The process of forming the
silicide begins with deposition of titanium. 1100A of
titanium metal is sputtered at a pressure 5 mTorr in Argon
ambient, with a pre-sputter time of 10 minutes. The
pre-
sputter time should be longer if the target hasn't been
used for a while. The DC power depends on the size of the
target used, which could be either
4"
or 8". The actual
deposition time has to be calculated from the log sheets.
Titanium di-silicide, also called titanium silicide,
cannot be patterned using conventional etch techniques,
whereas Titanium can easily be etched in a hot ammonium
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hydroxide and peroxide solution. Taking this into account,
the formation of TiSi2 is broken down into 3 main parts. A
study here at RIT has shown that RTP annealing produces
good results for the formation of the Silicide. First
thermal phase (700C, 30 seconds in N2 ambient) forms
Titanium mono-silicide, a high resistive material, compared
to its latter, the disilicide. Since titanium only reacts
with silicon, the presence of the oxide sidewall spacers
will inhibit the formation of silicide. This selective
silicidation is also referred to as self aligned silicide
or Salicide.
The second step, which is a wet etch, removes any
unreacted titanium. The chemical solution consists of
ammonium hydroxide (NH4OH) , hydrogen peroxide (H202) and DI
water in a ratio of 1:1:5, respectively. The final thermal
step (800C, 30 seconds in N2 ambient) forms titanium
disilicide. During this thermal step, silicon is consumed
and it is able to determine the thickness of the silicide
using the Tencor Alphastep.
The graphical crossection and a SEM crossection are
shown in figures 4.16 and 4.17.
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P-Well N-Well
Fig. 4.17 Formation of Titanium Silicide
Fig. 4.18 SEM Micrograph of TiSi2
4.2.13 Contact Cuts
After the formation of titanium silicide, 4000A of LTO
is deposited. This is done in the ASM CVD at deposition
temperature of 400C. The gases used are silane and oxygen.
At this temperature, silane and oxygen chemically reacts
forming silicon dioxide as a by-product. An optional
densification of LTO can be performed after the deposition.
The contact cut lithography opens windows where aluminum
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has to make contact with the underlying material. The
overlay for contact cut, as in all previous lithography
steps, is critical. Misalignment could lead to open
circuits .
The wafers are then dry etched in the DryTek Quad.
There currently exists a process for LTO etch, which is
used in the Factory CMOS process. The gases used are CHF3
and SF6. A little over-etch is recommended to guarantee
that the LTO has been etched all the way down.
4.2.14 Metallization
Aluminum is still the choice of metal in the IC
industry due to its process simplicity and fairly low sheet
resistance (copper being the lower, hence becoming more
popular in the recent years) . This CMOS process utilizes
aluminum due to the presence of a robust metallization
process, migrated from the current CMOS PW-3 process.
Aluminum is DC sputtered in the CVC 601 Sputterer.
The sputter pressure is 5 mTorr and the gas used is argon.
The target material is an aluminum/silicon alloy (99% Al,
and 1% Si) . The presence of silicon greatly reduces
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^spiking'
of aluminum, leading to shorting within the
devices. The pre-sputtering for 10 minutes will remove any
contaminants present on the target surface. The target
thickness for aluminum is 5000A. The sputter time needs to
be determined from the SPC charts or the log sheets.
The final lithography step defines the metal contacts.
While coating Photoresist, it is not necessary to use HMDS,
as it has good adhesion to metal surfaces. Better
resolution can be attained if an Anti-Reflective Coating
(ARC) is used. The metal mask defines region where
aluminum will be etched. The exposure time needs to be
reduced to compensate for the highly reflective surface.
As of now, there is no dry-etch process for aluminum
here at RIT, but there exists a possibility in the near
future. At that point, plasma etching should be used for
etching the aluminum. Currently, wet etching of aluminum
using a mixture of phosphoric acid and nitric acid at
50-
55C, is used. It will be undesirable for sub-micron
features due to its isotropic etching.
After the wafers are thoroughly rinsed, they go
through the final thermal step. Sintering is performed at
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400C in forming gas (H2N2) for 20 minutes. This ensures a
very good contact to the underlying material, by chemically
removing the native oxide found at the interface of
aluminum and silicon. The final crossection of the device
is shown below.
The final step called Sintering will reduce the
interface charges and contact resistance. This is
performed in Bruce Furnace Tube 1 at 400C in forming gas






Fig 4.19 Crossection of the Finished Product
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5. PROCESS & DEVICE SIMULATION
MicroTec by Siborg Systems was the software used to
simulate the process as well as extract device
characteristics. MicroTec uses the diffusion-drift model
for simulation of the thermal and implant steps. It is
optimized to run on a 38 6-based machine running Microsoft
Windows 3.1/95/98/NT/2000. The following window will
appear when the program is launched.
MICROTEC - 3.0
Run 3D Output Help Exit
Select Project Project Settings
Description









Add Update Copy Delete






Examples of the input deck for MicroTec are shown in
figures 5.2 and 5.3.
Silvaco's SUPREM3 simulation package was also used to
simulate certain diffusion and oxide growths. Unlike
MicroTec, the Silvaco package can perform multiple
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\~\ Number of nodes NX
|~| Number of nodee NY
|| Domain size in X-direction(um)
|~~
| Domain size in Y-direction(um)
|| Mesh generation
(n] Y-mesh exponent (urn)
Substrate
|_| Lattice Orientation
|_ : Initial Phosphorus cone (cm 3]
Model parameters
{/} Wet oxidation
t-, j Parabolic constant T<Tcp
frT] Parabolic constant T>Tcp
U \~\ Linear constant T<Tcl |um2/s)
L H Linear constant T>Tcl (um2/s)
Otidation
\~J Comment
|| Temperature (degrees C)
| J Annealing time (s)
|_J Time step (i)
|_ | Ambient type
M Pressure fata)
Pi Oxidation Mask (um|


















These values have been calculated to
match the oxide growth chart. This is
for steam oxidation only
Ambient l=Dry, 2=Wet
Region of Oxide Growth
Fig 5.2 Input steps for steam oxidation
SILT VI IN* Holy) lJUuU(iU39.2U niiniiiii.Ti
(V) Basic
[T| Numerical doping data
\7~t Electrodes
(V] Ohmic electrode
- fij Ohmic electrode
\r~i Gate electrode
(cj Electrode name




| | Electrode left edge
|| Electrode right edge
(tTJ Gale oxide thickness 00147-4
|| Location of interlace charge ie-2
- (FT) Width of interface charge 1e-2
|__| Interface charge density 1* 1 1
QTJ Peak interlace charge density 0
- || Electron recombination vetoes! le-15
|| Mule recombinabo velocity 1e-15
M Metall rork function 4.12 *4
(T| Ohmic electrode
^ IV-data
L 3 IV data
(c] rv-curve label IdvsVg
|| Ramped contact number 3 4
| "| Initial voltage for contact 112 0
|7T| Initial voltage for contact tt1 0
(77) Number ol IV-points to compute 68
( | Initial voltage for contact 84 -5
- \ | Initial voltage for contact 83 0
- H Voltage step size (V) (II
+-
} 0.5|nm Gate Length
Gate oxide thickness in microns
N+ poly work Function
Gate electrode ramped
Initial gate potential
Fig 5.3 Device simulation input file for a PMOSFET
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5 . 1 Simulation Results and Discussion
The NMOS and the PMOS devices were simulated
separately. The results were charted and verified with the
target values. Charts 5.4, 5.5 and table 5.1 summarize the
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Fig 5.4 Vt extrapolation














Fig 5.5 PMOS Vt extrapolation
graph







Leff (um) 0.4 0.41
















The NMOS simulation verified that this process is
capable of attaining the target, which was 0.8 volts. The
PMOS device displayed a higher threshold voltage, which is
due to the n+ polysilicon gate. The solution to this is to
use p+ polysilicon, which can easily lower the threshold
voltage. The IC Industry implements dual work functions
for better control of the device characteristics.
The Early voltage was measured by extrapolating the
curve in the saturation region until it intersected the x-
axis. Decreasing the doping will reduce the Early voltage,
but it will also increase the threshold voltage. The
trade-off will be poor subthreshold characteristics, but
the FET will be a good current source.
The correlation between the calculated values from
Section 2 to the simulated values for the 0 . 5um transistor
is shown Table 5.2. Please refer to the Simulation section
in Appendix 1 for the detailed charts on how the values
were extracted.
Table 5.2 Comparison table for NMOS














Hand-calculations were not performed for the PFET
devices, hence omitted from the table above. Almost in all
cases, the simulated transistor is better than the
'theoretical'
one. The simulated transistor showed better
subthreshold swing (S) . The off-state current, ideally,
should be as small as possible. This determines whether
the transistor can be used in logic circuits. If there is
any leakage current, the transistor will never be off, and
therefore will consume power.
Figures 5.6 and 5.7 shows the family of curves for the
NMOS and the PMOS transistors, respectively. For both
devices, the gate voltage increased by 0.25 volts
increments, while varying the drain voltage from 0 to 5
volts. The values for the source current versus drain
potential were used to plot the chart for the PMOS
transistor, hence the vertically flipped chart. Both
devices clearly display channel length modulation, depicted
by the positive slope of the lines in the saturation region
as the drain voltage is increased. The slope is a
combination of other effects such as drain induced barrier
lowering (DIBL)[1], and therefore is not wholly due to the
channel length modulation. In simple terms, DIBL is the
increase in drain current as the drain voltage is
increased. This is a well-explained phenomenon and is
clearly shown in figures 5.8 and 5.9 (junction leakage is
ignored) for both devices.
xlO"5















Fig 5.8 Log Id versus gate
voltage for the NMOS
Fig 5.9 Log Id versus gate
voltage for the PMOS
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Using p+ poly for the PMOS transistor has its
advantages, the main one being the control of the threshold
voltage. In-situ doping is the most desired method of
depositing polysilicon with different work functions. The
conventional method of doping by spin-on-dopant or the ion
implanter adds complexity and multiple mask levels to the
process. P+ poly increases the metal work function, Oms, by
1.12eV, resulting in a lower threshold voltage. The higher
metal work function also improves subthreshold
characteristics of the device. Using MicroTec, this same
process with p+ poly was simulated. The chart below
clearly shows the threshold voltage as -0.88 volts, which
is significantly better than the PMOS device with n+





V ' I i i
.
Sx r,="0 SS volts
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Fig 5.10 Vt extrapolation chart for PMOS with p+ poly
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6. CONCLUSIONS AND FUTURE WORK
Creation of the sub-micron process for RIT involves
the development of various steps. Most of the current
steps used in the P-well CMOS, will require modification
and optimization, as any process migration would. An
easier way to approach this would be to employ Design of
Experiments (DOE) . The ultimate goal here is to use the
sub-micron CMOS Process as a teaching tool. Some of the
recent studies have been successful in characterizing
certain dry-etching processes, which needs to be verified
before students in the Factory class can use it.
Simulation of the process revealed that the new
process is capable of going down to 0 . 5um channel lengths.
The use n+ polysilicon retards the threshold voltage for
the PMOS devices. However, the NMOS devices display great
potential as a very good current source. The threshold
voltage, both calculated and simulated, for the 0 . 5um
device was found to be 0.8 volts, which was the target Vt
also.
Devices with channel lengths as small as lum are now
being fabricated using this process. These wafers will be
52




s CMOS technology, as
predicted by the author, are as follows:
Table 6.1 RIT's CMOS road-map
Name Advancements













1. Stanley Wolf, Silicon Processing for the VLSI Era
Volumes I, II & III, Lattice Press, Sunset Beach,
California




Letters, Vol. EDL-1, No.l, pp. 2-4, January 1980
3.G.E. Rittenhouse, W.M. Mansfield, A. Kornbilt, "Sub-O.lum
NMOS Transistors Fabricated Using Laser-Plasma Point
Source X-Ray
Lithography,"
IEEE Electron Device Letters,
Vol. 16, No. 7, July 1995
4. S. Bhaskaran, "Formation of Sidewall Spacers and Titanium




Microelectronic Engineering Conference, Rochester, NY
(1996)
5. Lynn F Fuller, "CMOS PW-3 MESA Process Details
- Lab
Notes,"
Rochester Institute of Technology, Rochester, NY
(1999)




Rochester Institute of Technology, Rochester,
NY (1999)
7. Ton Mouthaan, "Semiconductor Devices Explained Using
Active
Simulation,"
John Wiley & Sons Ltd., New York, NY,
pp. 256-293 (1999)
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8. Yannis P. Tsividis, "Operation and Modeling of The MPS
Transistor,
"
McGraw-Hill Inc., New York, NY
9. Dieter k. Schroder, "Semiconductor Material and Device
Characterization,"
Wiley-Interscience, New York, NY, pp.
394-396 (1998)
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APPENDIX C - INPUT FILES FOR MICROTEC
Input Parameters for NMOS Process Simulation
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EBMBBMn
- 1^3 Domain and Mesh
- (rj Comment NMOSFET fabrication
- P 1 Number of nodes NX 100
- |"! Number of nodes NY 200
- [3l Domain size in X-diection(um) 0.75
- || Domain size in Y-dsectionium) 3
- j_ | Mesh generation 0
- (77) Y-tnesh exponent (urn) 4
- 3 Substrate
U | ] Lattice Drientation





- (TTJ Comment P-well implant
- |_J Boron implant mask |um) 0 75
- [T_T] Boion implant dose (cm-2) 2.5e+13
- \~\ Boron implant energy (KeV) 50
- [PP Annealing
- [7TJ Comment Ramp up
- Temperature (degrees C) 800
- \'"\ Annealing time (s) 300
- (TT| Time step 100
- jp3 Annealing
- fc] Comment Twin-well drive-in
- )FJj Temperature [degrees C) 1100
- (FT) Annealing time (s) 12600
- (7JJ Time step 100
- -3 Annealing
- |c] Comment Second Pad Oxide
- | ] T eraperature (degrees C) 1000
- (TTJ Annealing time (s) 2880
- (F7J Time step 100
- + Annealing
- |TTj Comment Field Oxide Growth
- || Temperature (degrees C) 1100
- || Annealing time (s] 2880
- {TJJ Time step 100
- E1 Annealing
- || Comment KOOI Oxidation
- (TTJ Temperature (degrees C) 900
- (TTJ Annealing time (s) 2700
- (TTJ Time step 100
- [P3 Oxidation
- [TTJ Comment Gate oxide growth
- (TTJ Temperature (degrees C) 300
- || Annealing time fs] 2880
- |77J Time step (s) 100
- || Ambient type 1
- ~\ Pressure (aim) 1
- (FTJ Oxidation Mask (urn) 1000
- jTTj Initial oxide pad (urn) 0.001
- |^ Annealing
- (FJ Comment Poly doping
- (TTJ Temperature (degrees C) 1000
-
f~
| Annealing time (x) 450
- (TTJ Time step 200
- 3 Phosphorus implant
- (TTJ Comment NMOS LDD
N- Implan
- (TTJ Phosphorus oilplant mask 0.5
- |~~| Phosphorus mtplant dose (cm-2) 4e+13
- [FJJ Phosphorus implant energy[K.eV) 65
- O Phosphorus implant
- (T~J Comment NMOS S/D Implant
- |~] Phosphorus mtplant mask 0.2
- r_ | Phosphorus implant dose (cm-2) 3 25e+15
- |TT| Phosphorus implant energy(KeV) 05
- (r"3 Annealing
- (TTJ Comment LDD annealing
- (TTJ Temperature (degrees C) 900
- (TTJ Annealing time (s) 600
- (FT| Time step 200
Input Parameters for NMOS Electrical Simulation
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jgj NMOSFET VI
U fi") Numerical doping data
POO0QO32 2D P0000032 3D
- 3 Physical models
L F~\ Impact ionization 1
- Mesh
- || Number of X-nodes 51
- (TJJ Number of Y-nodes 50
- (TJJ Domain X size 1.5
- (FTJ Domain Y size (urn) 2
- (TTJ Domain Z size (um) 1
- (TTJ First Y mesh step size (um) 0.01
- (TJJ Remesh 3
~ |^3 Numerical solution parameters
1- (TTJ Comment line




- s Ohmic electrode
- || Electrode name Bulk
- j | Electrode number 1
- || Electrode location 2
- || Electrode left edge (urn) 0
- (TJJ Electrode right edge (um) 1.5
- 3 Ohmic electrode
- |7fJ Electrode name Source
- (TJJ Electrode number 2
- || Electrode location 1
-
|'
Electrode left edge (um) 0
- | | Electrode right edge (um) 0.2
- 3 Gate electrode
- (TJJ Electrode name Gate
- (TTJ Electrode number 3
- [TTJ Electrode location 1
- [TTJ Electrode left edge 05
- (TTJ Electrode right edge 1
- \~\ Gale oxide thickness 0.015
- {TTJ Location of interface charge 1e-2
- (TTJ Width ol interface charge 1e-2
- M Interface charge density 2e+11
" dD Peak interface charge density 0
- (TJJ Electron recombination velocil 1e-15
- (TTJ Hole recombinalio velocity le-15
- (TJJ Metafl work function 4.12
- 5 Ohmic electrode
- (tfj Elecbode name Drain
- (TTJ Electrode number 4
- (TTJ Electrode location 1
- (TTJ Electrode left edge (um) 13
- (TTJ Electrode right edge (um) 15
3 IV data
L g IV data
- (T| IV-curve label IV-curve
- [TJJ Ramped contact number 3
- (TTJ Number of IV-pornls to compute 51
- [TTJ Voltage step size (V) 0.1
- (TTJ Initial voltage for contact 94 0.1
- (TTJ Initial voltage for contact 81 0
- [TJJ Initial voltage for contact #3 0
- (TTJ Initial voltage for contact 42 0
Input Parameters for PMOS Process Simulation
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- [i Domain and Mesh
- || Comment PMOSFET labricabon
- (FTJ Numbei of nodes NX 100
- (TTJ Numher of nodes NY ?0]
- |TT| Domain size in X-duectK>n|um) 0.75
- FJJ Domain size inY-dhectian(um) 3
- || Mesh generation 0
- (TTJ Y-mesh exponent (um) 4
- 5 Substrate
U [FTJ Lattice Orientation
1- (TTJ Initial Boron cone (cm-3)
100
1e+14
~ |PP Phosphorus implant
- (TJ Comment N-Well Implant
- (TTJ Phosphorus implant mask 1000
- [ | Phosphorus implant dose (cm-2) 9e+12
- p| Phosphorus implant energy(KeV] 150
- 3 Annealing
- |JJ Comment N-well drive-in
- (JJ Temperature (degrees C) 1100
- (TTJ Annealing time [t] 2880
- (TTJ Time step 200
- [."': Annealing
- (TTJ Comment Twin-wall drive-in
- (TTJ T emperature (degrees C] 1100
- FT) Annealing time (c) 12600
- (TJ Time step 100
- (73 Annealing
- [TJ Comment Second LOCOS star!
-
j~J Temperature (degrees CJ 1000
- |TTJ Annealing time (s] 2880
- (TTJ Time step 100
- |73 Annealing
- FJJ Comment Field Oxide Growth
- [TT] Temperature (degrees C) 1100
- |"| Annealing time fs] 2880
- (TTJ Time step 100
- Annealing
- (TTJ Comment ICO01 Oxidation
- "| Temperature (degrees C) 900
- (TTJ Annealing time (s) 2700
- (TTJ Time step 200
- |T3 Oxidation
- (TJ Comment Gate oxide
growth
- (TTJ Temperature (degrees C) 800
- FT) Annealing time (s) 2880
- (TTJ Time step (s) 200
- jJTJ Ambient type 1
- FT] Pressure (atml 1
- || 0nidation Mask (urn) 1000
- \~\ Initial oxide pad (um) 0 001
- |73 Annealing
- (TJ Comment Poly doping
- (TTJ Temperature (degrees C) 1000
- (TTJ Annealing time (s) 450
- (TTJ Time step 200
- |3 Boron implant
- (TTJ Comment
P- LDD Implant
- fTTj Boron implant mask (um)
0.5
- (TTJ Boron implant dose (cm-2)
4e*13





- (TTj Boron implant mask (um)
0.2
- FTJ Boron implant dose (cro-2)
4.5e+15





- (r7J Temperatuie (degrees C)
900
- [ ] Annealing time (s)
600
_ FTJ Time step
200
Input Parameters for PMOS Electrical Simulation
130
~~3 PMOSFET Vt (N+ Poly) P0D00Q39.2D P0(i00039.3D
O Basic
- B Mesh
|_| Number of X-nodes
(TTJ Number of Y-nodes
[7T1 Domain X size
(TTJ Domain Y size (um)
- [TTJ Domain Z size (um)
[TTJ First Y mesh step size (um)
- [TTJ Remesh
- [V| Numerical solution parameters
IP) Numerical doping data




- [TJJ Electrode number
[T7| Electrode location
(TTJ Electrode left edge (um)
(TJJ Electrode light edge (um)
fjg Ohmic electrode
- (TJJ Electrode name
- [TTJ Electrode number
- (JJJ Electrode location
- |J_J Electrode left edge (um)




- (TJJ Electrode location
- (TJJ Electrode left edge
(TTJ Electrode light edge
- || Gate oxide thickness
(TTJ Location of interface charge
(TTJ Width of interface chaige
- (TTJ Interface chaige density
- |_J Peak interface charge density
(TTJ Electron recombination velocit
(TJJ Hole recombinabo velocity
(FTJ Metall work function
- U3 Ohmic electrode
- (TJJ Electrode name
- (TJJ Electrode number
- (TTJ Electrode location
(TJJ Electrode left edge (um)
(TJJ Electiode light edge (um)
3 IV data
L gj IV data
(TTJ IV-cuive label
(TJJ Ramped contact number
(TTJ Initial voltage lot contact 112
- (TTJ Initial voltage lor contact
111
- (TJJ Number of IV-points to compute
- (TTJ Initial voltage foi
contact It4
(TJJ Initial voltage for contact A3
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